

# Ultra Low Power Stereo Audio Codec

Check for Samples: TLV320AIC3206

#### **FEATURES**

- Stereo Audio DAC with 100dB SNR
- 5.8mW Stereo 48ksps **DAC-to-Ground-Centered Headphone Playback**
- Stereo Audio ADC with 93dB SNR
- 5.2mW Stereo 48ksps ADC Record
- PowerTune™
- **Extensive Signal Processing Options**
- Six Single-Ended or 3 Fully-Differential Analog Inputs
- **Stereo Analog and Digital Microphone Inputs**
- **Ground-Centered Stereo Headphone Outputs**
- **Very Low-Noise PGA**
- Low Power Analog Bypass Mode
- **Programmable Microphone Bias**
- **Programmable PLL**

5mm x 5mm 40-pin QFN Package

## APPLICATIONS

- **Portable Navigation Devices (PND)**
- Portable Media Player (PMP)
- **Mobile Handsets**
- Communication
- **Portable Computing**

#### DESCRIPTION

The TLV320AIC3206 (sometimes referred to as the AIC3206) is a flexible, low-power, low-voltage stereo audio codec with programmable inputs and outputs, PowerTune capabilities, fixed predefined and parameterizable signal processing blocks, integrated PLL and flexible digital interfaces.




Figure 1. Simplified Block Diagram

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerTune is a trademark of Texas Instruments.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## **DESCRIPTION (CONTINUED)**

The TLV320AlC3206 features extensive register-based control of power, input/output channel configuration, gains, effects, pin-multiplexing and clocks is included, allowing the device to be precisely targeted to its application. The device can cover operations from 8kHz mono voice playback to audio stereo 192kHz DAC playback, making it ideal for portable battery-powered audio and telephony applications.

The record path of the TLV320AlC3206 covers operations from 8kHz mono to 192kHz stereo recording, and contains programmable input channel configurations covering single-ended and differential setups, as well as floating or mixing input signals. It also includes a digitally-controlled stereo microphone preamplifier and integrated microphone bias. Digital signal processing blocks can remove audible noise that may be introduced by mechanical coupling, e.g. optical zooming in a digital camera.

The playback path offers signal-processing blocks for filtering and effects, and supports flexible mixing of DAC and analog input signals as well as programmable volume controls. The playback path contains two high-power output drivers which eliminate the need for ac coupling capacitors. A built in charge pump generates the negative supply for the ground centered high powered output drivers. The high-power outputs can be configured in multiple ways, including stereo and mono BTL.

The device can be programmed to various power-performance trade-offs. Mobile applications frequently have multiple use cases requiring very low power operation while being used in a mobile environment. When used in a docked environment power consumption typically is less of a concern, while minimizing noise is important. The TLV320AIC3206 addresses both cases.

The device offers single supply operation from 1.5V-1.95V. Digital I/O voltages are supported in the range of 1.1V-3.6V.

The required internal clock of the TLV320AlC3206 can be derived from multiple sources, including the MCLK pin, the BCLK pin, the GPIO pin or the output of the internal PLL, where the input to the PLL again can be derived from the MCLK pin, the BCLK or GPIO pins. Although using the PLL ensures the availability of a suitable clock signal, it is not recommended for the lowest power settings. The PLL is highly programmable and can accept available input clocks in the range of 512kHz to 50MHz.

The device is available in the 5mm × 5mm, 40-pin QFN package.



# **Package and Signal Descriptions**

# **Packaging/Ordering Information**

| PRODUCT       | PACKAGE | PACKAGE<br>DESIGNATOR | OPERATING<br>TEMPERATURE<br>RANGE | ORDERING<br>NUMBER | TRANSPORT MEDIA,<br>QUANTITY |
|---------------|---------|-----------------------|-----------------------------------|--------------------|------------------------------|
| TLV320AIC3206 | QFN     | RSB                   | -40°C to 85°C                     | RSBT               | Tape and Reel, 250           |
|               |         |                       |                                   | RSBR               | Tape and Reel, 3000          |

## **Pin Assignments**




Figure 2. QFN (RSB) Package, Bottom View

#### **Table 1. TERMINAL FUNCTIONS**

| 5x5mm<br>40-PIN QFN<br>(RSB) PIN<br>NO. | - | NAME         | TYPE | DESCRIPTION   |
|---|---|--------------|------|---|
| 1                                       | - | DVss         | GND  | Digital ground. Device substrate. (1)   |
| 2                                       | - | DVss         | GND  | Digital ground <sup>(1)</sup>   |
| 3                                       | - | RESET        | I    | Hardware reset  |
| 4                                       | - | GPIO<br>MFP5 | I/O  | Primary General purpose digital IO Secondary CLKOUT output INT1 output INT2 output Audio serial data bus ADC word clock output Audio serial data bus (secondary) bit clock output Audio serial data bus (secondary) word clock output Digital microphone clock output |
| 5                                       | - | MCLK         | - 1  | Master clock input  |

(1) The DVss pins are not connected within the device: Must be connected on the PC board.



# Table 1. TERMINAL FUNCTIONS (continued)

| 5x5mm<br>40-PIN QFN<br>(RSB) PIN<br>NO. | - | NAME        | TYPE | DESCRIPTION   |
|---|---|-------------|------|---|
| 6                                       | - | BCLK        | I/O  | Audio serial data bus (primary) bit clock   |
| 7                                       | - | WCLK        | I/O  | Audio serial data bus (primary) word clock  |
| 8                                       | - | DIN         | - 1  | Primary function  |
|   |   |             |      | Audio serial data bus data input  |
|   |   | MFP1        |      | Secondary function  |
|   |   |             |      | Audio serial data bus (secondary) bit clock input Audio serial data bus (secondary) word clock input Digital Microphone Input Clock Input General Purpose Input   |
| 9                                       | _ | DOUT        | 0    | Primary   |
|   |   |             |      | Audio serial data bus data output   |
|   |   | MFP2        |      | Secondary   |
|   |   |             |      | General purpose output Clock output INT1 output INT2 output Audio serial data bus (secondary) bit clock output Audio serial data bus (secondary) word clock output  |
| 10                                      | - | IOVdd       | PWR  | Supply for IO buffers. 1.1V to 3.6V   |
| 11                                      | - | IOVss       | GND  | Ground for IO buffers.  |
| 12                                      | - | SCLK        | I    | Primary (SPI_Select = 1)  |
|   |   |             |      | SPI serial clock  |
|   |   | MFP3        |      | Secondary: (SPI_Select = 0)   |
|   |   |             |      | Digital microphone input Audio serial data bus (secondary) bit clock input Audio serial data bus (secondary) DAC/common word clock input Audio serial data bus (secondary) ADC word clock input Audio serial data bus (secondary) data input General purpose input  |
| 13                                      | _ | SCL<br>SS   | I    | I <sup>2</sup> C interface serial clock (SPI_Select = 0)<br>SPI interface mode chip-select signal (SPI_Select = 1)  |
| 14                                      | - | SDA<br>MOSI | I/O  | I <sup>2</sup> C interface mode serial data input (SPI_Select = 0)<br>SPI interface mode serial data input (SPI_Select = 1)   |
| 15                                      | - | MISO        | 0    | Primary (SPI_Select = 1)  |
|   |   |             |      | Serial data output  |
|   |   | MFP4        |      | Secondary (SPI_Select = 0)  |
|   |   |             |      | General purpose output CLKOUT output INT1 output INT2 output Audio serial data bus (primary) ADC word clock output Digital microphone clock output Audio serial data bus (secondary) data output Audio serial data bus (secondary) bit clock output Audio serial data bus (secondary) word clock output Audio serial data bus (secondary) word clock output |
| 16                                      | _ | SPI_SELECT  | I    | Control mode select pin (1 = SPI, 0 = $I^2C$ )  |
| 17                                      | - | IN1_L       | I    | Multifunction analog input, Single-ended configuration: MIC 1 or Line 1 left Differential configuration: MIC or Line right, negative  |



# Table 1. TERMINAL FUNCTIONS (continued)

| 5x5mm<br>40-PIN QFN<br>(RSB) PIN<br>NO. | - | NAME      | TYPE | DESCRIPTION   |
|---|---|-----------|------|---|
| 18                                      | - | IN1_R     | I    | Multifunction analog input, Single-ended configuration: MIC 1 or Line 1 right Differential configuration: MIC or Line right, positive   |
| 19                                      | - | IN2_L     | I    | Multifunction analog input, Single-ended configuration: MIC 2 or Line 2 right Differential configuration: MIC or Line left, positive  |
| 20                                      | - | IN2_R     | I    | Multifunction analog input, Single-ended configuration: MIC 2 or Line 2 right Differential configuration: MIC or Line left, negative  |
| 21                                      | - | AVss      | GND  | Analog Ground   |
| 22                                      | _ | REF       | 0    | Reference voltage output for filtering  |
| 23                                      | _ | MICBIAS   | 0    | Microphone bias voltage output  |
| 24                                      | - | IN3_L     | I    | Multifunction analog input, Single-ended configuration: MIC3 or Line 3 left, Differential configuration: MIC or Line left, positive, Differential configuration: MIC or Line right, negative  |
| 25                                      | - | IN3_R     | ı    | Multifunction analog input, Single-ended configuration: MIC3 or Line 3 right, Differential configuration: MIC or Line left, negative, Differential configuration: MIC or Line right, positive |
| 26                                      | - | LOL       | 0    | Left line output  |
| 27                                      | - | LOR       | 0    | Right line output   |
| 28                                      | _ | GND_SENSE | I    | External ground reference for headphone interface –0.5V to 0.5V   |
| 29, 30                                  |   | AVdd      | PWR  | Analog voltage supply 1.5V–1.95V <sup>(2)</sup>   |
| 31                                      | - | HPL       | 0    | Left headphone output   |
| 32                                      | - | DRVdd_HP  | PWR  | Power supply for headphone output stage<br>Ground-centered circuit configuration, 1.5V to 1.95V<br>Unipolar circuit configuration, 1.5V to 3.6V   |
| 33                                      | - | HPR       | 0    | Right headphone output  |
| 34                                      | - | MICDET    | I    | Microphone detection  |
| 35                                      | - | VNEG      | PWR  | Negative supply for headphones. –1.8V to 0V Input when charge pump is disabled, Filtering output when charge pump is enabled  |
| 36                                      |   | FLY_N     | PWR  | Negative terminal for charge-pump flying capacitor  |
| 37                                      |   | DVss_CP   | GND  | Charge pump ground  |
| 38                                      | _ | FLY_P     | PWR  | Positive terminal for charge pump flying capacitor  |
| 39                                      | _ | DVdd_CP   | PWR  | Charge Pump supply; recommended to connect to DVdd  |
| 40                                      | - | DVdd      | PWR  | Digital voltage supply 1.26V – 1.95V  |

<sup>(2)</sup> The AVdd pins are not connected within the device: Must be connected on the PC board.



#### **Electrical Characteristics**

# **Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted) (1)

|                         |                                   | VALUE                                      | UNIT |
|-------------------------|-----------------------------------|--|------|
| AVdd to AVss            |                                   | -0.3 to 2.2                                | V    |
| DVdd to DVss            |                                   | -0.3 to 2.2                                | V    |
| IOVDD to IOVSS          |                                   | -0.3 to 3.9                                | V    |
| Digital Input voltage   |                                   | IOVSS to IOVDD + 0.3                       | V    |
| Analog input voltage    |                                   | AVSS to AVdd + 0.3                         | V    |
| Operating temperature r | ange                              | -40 to 85                                  | °C   |
| Storage temperature rar | ge                                | -55 to 150                                 | °C   |
| Junction temperature (T | ı Max)                            | 105  | °C   |
| QFN package (RSB)       | Power dissipation                 | (T <sub>J</sub> Max – TA)/ θ <sub>JA</sub> | W    |
|                         | θ <sub>JA</sub> Thermal impedance | 35   | C/W  |

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

**Recommended Operating Conditions** 

|                     |   |                        |  | MIN   | NOM | MAX  | UNIT |
|---------------------|---|------------------------|--|-------|-----|------|------|
| AVdd                | Power Supply Voltage Range              | Referenced to          | o AVss <sup>(1)</sup>  | 1.5   | 1.8 | 1.95 | V    |
| IOVDD               |   | Referenced to          | O IOVSS <sup>(1)</sup>   | 1.1   |     | 3.6  |      |
| DVdd <sup>(2)</sup> |   | Referenced to          | DVss <sup>(1)</sup>  | 1.26  | 1.8 | 1.95 |      |
| DVDD_CP             | Power Supply Voltage Range              | Referenced to          | DVss <sup>(1)</sup>  | 1.26  | 1.8 | 1.95 | V    |
| DRVDD_HP            |   | Referenced             | Ground-centered config   | 1.5   | 1.8 | 1.95 |      |
|                     |   | to AVss <sup>(1)</sup> | Unipolar config  | 1.5   |     | 3.6  |      |
|                     | PLL Input Frequency                     | (D > 0), P=1,          | uses fractional divide D <sub>Vdd</sub> ≥ 1.65V (Refer to table in aximum TLV320AIC3206 Clock    | 10    |     | 20   | MHz  |
|                     |   | (D = 0), P=1,          | uses integer divide<br>D <sub>Vdd</sub> ≥ 1.65V (Refer to table in<br>aximum TLV320AIC3206 Clock | 0.512 |     | 20   | MHz  |
| MCLK                | Master Clock Frequency                  | MCLK; Maste<br>1.65V   | r Clock Frequency; D <sub>Vdd</sub> ≥  |       |     | 50   | MHz  |
|                     |   | MCLK; Maste<br>1.26V   | r Clock Frequency; D <sub>Vdd</sub> ≥  |       |     | 25   |      |
| SCL                 | SCL Clock Frequency                     |                        |  |       |     | 400  | kHz  |
| LOL, LOR            | Stereo line output load resistance      |                        |  | 0.6   | 10  |      | kΩ   |
| HPL, HPR            | Stereo headphone output load resistance | Single-ended           | configuration  | 14.4  | 16  |      | Ω    |
|                     | Headphone output load resistance        | Differential co        | onfiguration   | 24.4  | 32  |      | Ω    |
| C <sub>Lout</sub>   | Digital output load capacitance         |                        |  |       | 10  |      | рF   |
| TOPR                | Operating Temperature Range             |                        |  | -40   |     | 85   | °C   |

<sup>(1)</sup> All grounds on board are tied together; they must not differ in voltage by more than 0.2V max, for any combination of ground signals.

<sup>(2)</sup> At DVdd values lower than 1.65V, the PLL does not function. Please see table in SLAA463, Maximum TLV320AIC3206 Clock Frequencies for details on maximum clock frequencies.



### **Electrical Characteristics, ADC**

 $At~25^{\circ}C,~AVdd,~DVdd,~IOVdd,DVdd\_CP,~DRVdd\_HP = 1.8V,~fs~(Audio) = 48kHz,~Cref = 1\mu F~on~REF~PIN,~PLL~and~Charge = 1.8V,~fs~(Audio) = 48kHz,~Cref = 1.8V,~fs~(Audio) = 48kHz,~Cref = 1.8V,~fs~(Audio) = 48kHz,~Cref = 1.8V,~fs~(Audio) = 48kHz,~Cref = 1.8V,~fs~(Audio) = 4.8kHz,~Cref = 1.8V,~fs~(Audio) = 4.8kHz,~fs~(Audio) = 4.$ 

pump disabled unless otherwise noted.

|           | PARAMETER                                   | TEST CONDITIONS   | MIN | TYP   | MAX             | UNIT      |
|-----------|---|---|-----|-------|-----------------|-----------|
| AUDIO     | ADC (CM = 0.9V)                             |   |     |       | · ·             |           |
|           | Input signal level (for 0dB output)         | Single-ended, CM = 0.9V   |     | 0.5   |                 | $V_{RMS}$ |
|           | Device Setup                                | 1kHz sine wave input Single-ended Configuration IN1R to Right ADC and IN1L to Left ADC, $R_{in} = 20K$ , $f_s = 48kHz$ , AOSR = 128, MCLK = $256*f_s$ , PLL Disabled; AGC = OFF, Channel Gain = 0dB, Processing Block = PRB_R1, Power Tune = PTM_R4                       |     |       |                 |           |
|           | Signal-to-noise ratio,                      | Inputs ac-shorted to ground   | 80  | 93    |                 |           |
| SNR       | A-weighted <sup>(1)</sup> (2)               | IN2R, IN3R routed to Right ADC and ac-shorted to ground IN2L, IN3L routed to Left ADC and ac-shorted to ground  |     | 93    |                 | dB        |
| DR        | Dynamic range A-weighted <sup>(1)</sup> (2) | -60dB full-scale, 1-kHz input signal  |     | 93    |                 | dB        |
|           |   | −3 dB full-scale, 1-kHz input signal  |     | -84   | <del>-</del> 70 | dB        |
| THD+<br>N | Total Harmonic Distortion plus<br>Noise     | IN2R,IN3R routed to Right ADC IN2L, IN3L routed to Left ADC  -3dB full-scale, 1-kHz input signal  |     | -84   |                 |           |
| AUDIO     | ADC (CM=0.75V)                              |   |     |       |                 |           |
|           | Input signal level (for 0dB output)         | Single-ended, CM=0.75V, AVdd = 1.5V   |     | 0.375 |                 | $V_{RMS}$ |
|           | Device Setup                                | 1kHz sine wave input Single-ended Configuration INR, IN2R, IN3R routed to Right ADC INL, IN2L, IN3L routed to Left ADC Rin = 20K, $f_s$ = 48kHz, AOSR=128, MCLK = 256* $f_s$ , PLL Disabled, AGC = OFF, Channel Gain = 0dB, Processing Block = PRB_R1 Power Tune = PTM_R4 |     |       |                 |           |
| SNR       | Signal-to-noise ratio, A-weighted           | Inputs ac-shorted to ground   |     | 90    |                 | dB        |
| DR        | Dynamic range A-weighted <sup>(1)</sup> (2) | -60dB full-scale, 1-kHz input signal  |     | 90    |                 | dB        |
| THD+<br>N | Total Harmonic Distortion plus<br>Noise     | -3dB full-scale, 1-kHz input signal   |     | -81   |                 | dB        |

<sup>(1)</sup> Ratio of output level with 1-kHz full-scale sine wave input, to the output level with the inputs short circuited, measured A-weighted over a 20-Hz to 20-kHz bandwidth using an audio analyzer.

<sup>(2)</sup> All performance measurements done with 20-kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values



## **Electrical Characteristics, ADC (continued)**

At 25°C, AVdd, DVdd, IOVdd, DVdd\_CP, DRVdd\_HP = 1.8V, fs (Audio) = 48kHz, Cref =  $1\mu F$  on REF PIN, PLL and Charge

|      | PARAMETER  | TEST CONDITIONS   | MIN | TYP  | MAX | UNIT             |
|------|--|---|-----|------|-----|------------------|
| UDIC | ADC (Gain=40dB)                                      |   |     |      | ,   |                  |
|      | Input signal level (for 0dB output)                  | Differential Input, CM=0.9V, Channel Gain=40dB  |     | 10   |     | $mV_{RM}$        |
|      | Device Setup   | 1kHz sine wave input Differential configuration IN1L and IN1R routed to Right ADC IN2L and IN2R routed to Left ADC Rin =10K, fs =48kHz, AOSR=128 MCLK = 256* fs PLL Disabled AGC = OFF Processing Block = PRB_R1, Power Tune = PTM_R4   |     |      |     |                  |
| CN   | Idle-Channel Noise,<br>A-weighted <sup>(3)</sup> (4) | Inputs ac-shorted to ground, input referred noise   |     | 2.8  |     | μV <sub>RM</sub> |
| UDIC | ADC  |   |     |      |     |                  |
|      | Gain Error   | 1kHz sine wave input Single-ended configuration R <sub>in</sub> = 20K f <sub>s</sub> = 48kHz, AOSR=128, MCLK = 256* f <sub>s</sub> , PLL Disabled AGC = OFF, Channel Gain=0dB Processing Block = PRB_R1, Power Tune = PTM_R4, CM=0.9V   |     | 0.1  |     | dB               |
|      | Input Channel Separation                             | 1kHz sine wave input at -3dBFS Single-ended configuration IN1L routed to Left ADC IN1R routed to Right ADC, R <sub>in</sub> = 20K AGC = OFF, AOSR = 128, Channel Gain=0dB, CM=0.9V  |     | 109  |     | dB               |
|      | Input Pin Crosstalk                                  | 1kHz sine wave input at –3dBFS on IN2L, IN2L internally not routed.  IN1L routed to Left ADC ac-coupled to ground  1kHz sine wave input at –3dBFS on IN2R, IN2R internally not routed. IN1R routed to Right ADC ac-coupled to ground  Single-ended configuration R <sub>in</sub> = 20K, AOSR=128 Channel, Gain=0dB, CM=0.9V |     | 108  |     | dB               |
|      | PSRR   | 217Hz, 100mVpp signal on AVdd,<br>Single-ended configuration, Rin=20K,<br>Channel Gain=0dB; CM=0.9V   |     | 55   |     | dB               |
|      |  | Single-Ended, Rin = 10K, PGA gain set to 0dB  |     | 0    |     | dB               |
|      |  | Single-Ended, Rin = 10K, PGA gain set to 47.5dB   |     | 47.5 |     | dB               |
|      | ADC programmable gain                                | Single-Ended, Rin = 20K, PGA gain set to 0dB  |     | -6   |     | dB               |
|      | amplifier gain                                       | Single-Ended, Rin = 20K, PGA gain set to 47.5dB   |     | 41.5 |     | dB               |
|      |  | Single-Ended, Rin = 40K, PGA gain set to 0dB  |     | -12  |     | dB               |
|      |  | Single-Ended, Rin = 40K, PGA gain set to 47.5dB   |     | 35.5 |     | dB               |
|      | ADC programmable gain amplifier step size            | 1-kHz tone  |     | 0.5  |     | dB               |

Ratio of output level with 1-kHz full-scale sine wave input, to the output level with the inputs short circuited, measured A-weighted over a 20-Hz to 20-kHz bandwidth using an audio analyzer.

All performance measurements done with 20-kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values



## **Electrical Characteristics, Bypass Outputs**

 $At~25^{\circ}C,~AVdd,~DVdd,~IOVdd,DVdd\_CP,~DRVdd\_HP = 1.8V,~fs~(Audio) = 48kHz,~Cref = 1\mu F~on~REF~PIN,~PLL~and~Charge = 1.8V,~fs~(Audio) = 48kHz,~Cref = 1.8V,~fs~(Audio) = 48kHz,~fs~(Audio) = 48kHz,~fs~(Audio)$ 

pump disabled unless otherwise noted.

|       | PARAMETER                          | TEST CONDITIONS   | MIN | TYP | MAX | UNIT          |
|-------|------------------------------------|---|-----|-----|-----|---------------|
| ANAL  | OG BYPASS TO HEADPHONE AMPLIFIE    | R, DIRECT MODE  |     |     | ·   |               |
|       | Device Setup                       | Load = 16Ω (single-ended), 50pF;<br>Input and Output CM=0.9V;<br>Headphone Output on DRVdd_HP Supply;<br>IN1L routed to HPL and IN1R routed to HPR;<br>Channel Gain=0dB |     |     |     |               |
|       | Gain Error                         |   |     | 0.8 |     | dB            |
|       | Noise, A-weighted <sup>(1)</sup>   | Idle Channel, IN1L and IN1R ac-shorted to ground  |     | 3.3 |     | $\mu V_{RMS}$ |
| THD   | Total Harmonic Distortion          | 446mVrms, 1-kHz input signal  |     | -81 |     | dB            |
| ANALO | OG BYPASS TO LINE-OUT AMPLIFIER, P | GA MODE   |     |     |     |               |
|       | Device Setup                       | Load = 10KOhm (single-ended), 50pF;<br>Input and Output CM=0.9V;<br>LINE Output on DRVdd_HP Supply;<br>IN1L, IN1R routed to line out<br>Channel Gain = 0dB              |     |     |     |               |
|       | Gain Error Gain Error              |   |     | 0.8 |     | dB            |
|       |                                    | Idle Channel, IN1L and IN1R ac-shorted to ground  |     | 6.7 |     | $\mu V_{RMS}$ |
|       | Noise, A-weighted <sup>(1)</sup>   | Channel Gain=40dB, Input Signal (0dB) = 5mV <sub>rms</sub> Inputs ac-shorted to ground, Input Referred  |     | 3   |     | $\mu V_{RMS}$ |

<sup>(1)</sup> All performance measurements done with 20-kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values



# **Electrical Characteristics, Microphone Interface**

 $At~25^{\circ}C,~AVdd,~DVdd,~IOVdd,DVdd\_CP,~DRVdd\_HP = 1.8V,~fs~(Audio) = 48kHz,~Cref = 1\mu F~on~REF~PIN,~PLL~and~Charge = 1.8V,~fs~(Audio) = 48kHz,~Cref = 1.8V,~fs~(Audio) = 48kHz,~fs~(Audio) = 48kHz,~fs~($ 

pump disabled unless otherwise noted.

| PARAMETER          | TEST CONDITIONS  | MIN TYP  | MAX UN          | TIV |
|--------------------|--|----------|-----------------|-----|
| MICROPHONE BIAS    |  |          | •               |     |
| Bias voltage       | Bias voltage CM=0.9V, DRVdd_HP = 1.8V  |          |                 |     |
|                    | Micbias Mode 0, Connect to AVdd or DRVdd_HP  | 1.5      | V               | V   |
|                    | Micbias Mode 3, Connect to AVdd  | AVdd     | \               | V   |
|                    | Micbias Mode 3, Connect to DRVdd_HP  | DRVdd_HP | \               | V   |
|                    | CM=0.75V, DRVdd_HP = 1.8V  |          | •               |     |
|                    | Micbias Mode 0, Connect to AVdd or DRVdd_HP  | 1.23     | V               | V   |
|                    | Micbias Mode 1, Connect to AVdd or DRVdd_HP  | 1.43     | V               | V   |
|                    | Micbias Mode 3, Connect to AVdd  | AVdd     | \               | V   |
|                    | Micbias Mode 3, Connect to DRVdd_HP  | DRVdd_HP | \               | V   |
| MICROPHONE BIAS    | · · · · · · · · · · · · · · · · · · ·  |          | ·               |     |
| Bias voltage       | Bias voltage CM=0.9V, DRVdd_HP = 3.3V  |          |                 |     |
|                    | Micbias Mode 0, Connect to DRVdd_HP  | 1.5      | V               | V   |
|                    | Micbias Mode 1, Connect to DRVdd_HP  | 1.7      | V               | V   |
|                    | Micbias Mode 2, Connect to DRVdd_HP  | 2.5      | V               | V   |
|                    | Micbias Mode 3, Connect to DRVdd_HP  | DRVdd_HP | V               | V   |
|                    | CM=0.75V, DRVdd_HP = 3.3V  |          |                 |     |
|                    | Micbias Mode 0, Connect to DRVdd_HP  | 1.23     | \               | V   |
|                    | Micbias Mode 1, Connect to DRVdd_HP  | 1.43     | \               | V   |
|                    | Micbias Mode 2, Connect to DRVdd_HP  | 2.1      | \               | V   |
|                    | Micbias Mode 3, Connect to DRVdd_HP  | DRVdd_HP | \               | V   |
| Output Noise       | CM=0.9V, Micbias Mode 2, A-weighted, 20Hz to 20kHz bandwidth,<br>Current load = 0mA. | 9.5      | μV <sub>F</sub> | RMS |
| Current Sourcing   | Micbias Mode 2, Connect to DRVdd_HP  | 3        | m               | ηA  |
| Inline Resistance  | Micbias Mode 3, Connect to AVdd  | 131      |                 | Ω   |
| IIIIII RESISIAIICE | Micbias Mode 3, Connect to DRVdd_HP  | 89       | 7.              | .2  |



## **Electrical Characteristics, Audio DAC Outputs**

At 25°C, AVdd, DVdd, IOVdd, DVdd\_CP, DRVdd\_HP = 1.8V, fs (Audio) = 48kHz, Cref =  $1\mu$ F on REF PIN, PLL and Charge number displaced upless otherwise noted.

|         | PARAMETER  | TEST CONDITIONS  | MIN       | TYP    | MAX      | UNIT      |
|---------|--|--|-----------|--------|----------|-----------|
| AUDIO I | DAC – STEREO SINGLE-ENDED LINE O                     | UTPUT (CM=0.9V)  |           |        | <u> </u> |           |
|         | Device Setup   | Load = $10 \text{ k}\Omega$ (single-ended), $56\text{pF}$<br>Line Output on AVdd Supply<br>Input & Output CM=0.9V<br>DOSR = $128$ , MCLK= $256^*$ f <sub>s</sub> ,<br>Channel Gain = $0dB$ , word length = $16 \text{ bits}$ ,<br>Processing Block = PRB_P1,<br>Power Tune = PTM_P3    |           |        |          |           |
|         | Full scale output voltage (0dB)                      |  |           | 0.5    |          | $V_{RMS}$ |
| SNR     | Signal-to-noise ratio A-weighted (1) (2)             | All zeros fed to DAC input   | 87        | 100    |          | dB        |
| DR      | Dynamic range, A-weighted (1) (2)                    | -60dB 1kHz input full-scale signal, Word length=20 bits  |           | 100    |          | dB        |
| THD+N   | Total Harmonic Distortion plus Noise                 | -3dB full-scale, 1-kHz input signal  |           | -81    | -70      | dB        |
|         | DAC Gain Error                                       | 0 dB, 1kHz input full scale signal   |           | 0.5    |          | dB        |
|         | DAC Mute Attenuation                                 | Mute   |           | 121    |          | dB        |
|         | DAC channel separation                               | -1 dB, 1kHz signal, between left and right HP out  |           | 108    |          | dB        |
|         | DAC DSDD   | 100mVpp, 1kHz signal applied to AVdd   |           | 72     |          | dB        |
|         | DAC PSRR   | 100mVpp, 217Hz signal applied to AVdd  |           | 80     |          | dB        |
| AUDIO I | DAC – STEREO SINGLE-ENDED LINE O                     | UTPUT (CM=0.75V)   |           |        |          |           |
|         | Device Setup   | Load = $10 \text{ k}\Omega$ (single-ended), $56\text{pF}$<br>Line Output on AVdd Supply<br>Input & Output CM=0.75V; AVdd=1.5V<br>DOSR = $128$<br>MCLK= $256^*$ fs<br>Channel Gain = $0\text{dB}$<br>word length = $20\text{-bits}$<br>Processing Block = PRB_P1<br>Power Tune = PTM_P4 |           |        |          |           |
|         | Full scale output voltage (0dB)                      |  |           | 0.375  |          | $V_{RMS}$ |
| SNR     | Signal-to-noise ratio, A-weighted (1) (2)            | All zeros fed to DAC input   |           | 99     |          | dB        |
| DR      | Dynamic range, A-weighted (1) (2)                    | -60dB 1 kHz input full-scale signal  |           | 98     |          | dB        |
| THD+N   | Total Harmonic Distortion plus Noise                 | -1 dB full-scale, 1-kHz input signal   |           | -77    |          | dB        |
| AUDIO I | DAC – STEREO SINGLE-ENDED HEADP                      | HONE OUTPUT (GROUND-CENTERED CIRCUI  | T CONFIGU | RATION | 1)       |           |
|         | Device Setup   | Load = 16Ω (single-ended), 56pF Input CM=0.9V, Output CM=0V DOSR = 128, MCLK=256* f <sub>s</sub> , Channel Gain=0dB word length = 16 bits; Processing Block = PRB_P1 Power Tune = PTM_P3   |           |        |          |           |
| FS1     | Full scale output voltage (for THD ≤ -40dB)          |  |           | 0.65   |          | $V_{RMS}$ |
| SNR     | Signal-to-noise ratio, A-weighted <sup>(1)</sup> (2) | All zeros fed to DAC input   | 85        | 95     |          | dB        |
| DR      | Dynamic range, A-weighted (1) (2)                    | -60dB 1kHz input full-scale signal, Word<br>Length = 20 bits, Power Tune = PTM_P4  |           | 93     |          | dB        |
| THD+N   | Total Harmonic Distortion plus Noise                 | 500mV <sub>RMS</sub> output (corresponds to FS1 – 2.3dB),<br>1-kHz input signal  |           | -70    | -55      | dB        |

<sup>(1)</sup> Ratio of output level with 1-kHz full-scale sine wave input, to the output level with the inputs short circuited, measured A-weighted over a 20-Hz to 20-kHz bandwidth using an audio analyzer.

Copyright © 2010, Texas Instruments Incorporated

All performance measurements done with 20-kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values



## **Electrical Characteristics, Audio DAC Outputs (continued)**

 $At~25^{\circ}C,~AVdd,~DVdd,~IOVdd,~DVdd\_CP,~DRVdd\_HP=1.8V,~fs~(Audio)=48kHz,~Cref=1\mu F~on~REF~PIN,~PLL~and~Charge=1.8V,~fs~(Audio)=48kHz,~Cref=1\mu F~on~REF~PIN,~PLL~and~Charge=1.8V,~fs~(Audio)=48kHz,~Cref=1\mu F~on~REF~PIN,~PLL~and~Charge=1.8V,~fs~(Audio)=48kHz,~Cref=1\mu F~on~REF~PIN,~PLL~and~Charge=1.8V,~fs~(Audio)=48kHz,~Cref=1\mu F~on~REF~PIN,~PLL~and~Charge=1.8V,~fs~(Audio)=48kHz,~Cref=1.8V,~fs~(Audio)=48kHz,~Cref=1.8V,~fs~(Audio)=48kHz,~Cref=1.8V,~fs~(Audio)=48kHz,~Cref=1.8V,~fs~(Audio)=48kHz,~Cref=1.8V,~fs~(Audio)=48kHz,~Cref=1.8V,~fs~(Audio)=48kHz,~Cref=1.8V,~fs~(Audio)=48kHz,~Cref=1.8V,~fs~(Audio)=48kHz,~Cref=1.8V,~fs~(Audio)=48kHz,~Cref=1.8V,~fs~(Audio)=48kHz,~Cref=1.8V,~fs~(Audio)=48kHz,~fs~(Audio)=48kH$ 

pump disabled unless otherwise noted.

|       | PARAMETER  | TEST CONDITIONS   | MIN      | TYP  | MAX | UNIT      |
|-------|--|---|----------|------|-----|-----------|
|       | DAC Gain Error                                       | 500mV <sub>RMS</sub> output, 1kHz input full scale signal   |          | 0.5  |     | dB        |
|       | DAC Mute Attenuation                                 | Mute  |          | 118  |     | dB        |
|       | DAC channel separation                               | -3dB, 1kHz signal, between left and right HP out  |          | 102  |     | dB        |
|       | DAC PSRR   | 100mVpp, 1kHz signal applied to AVdd  |          | 66   |     | dB        |
|       | DAC PSRR   | 100mVpp, 217Hz signal applied to AVdd   |          | 77   |     | dB        |
|       | Power Delivered                                      | THD ≤ -40dB   |          | 26.5 |     | mW        |
| FS2   | Full scale output voltage (for THD ≤ -40dB)          | Load = 32Ω  |          | 0.85 |     | V         |
| SNR   | Signal-to-noise ratio, A-weighted <sup>(1)</sup> (2) | All zeros fed to DAC input, Load = $32\Omega$   |          | 96   |     | dB        |
|       | Power Delivered                                      | THD ≤ -40dB, Load = 32Ω   |          | 22.5 |     | mW        |
| AUDIO | DAC – STEREO SINGLE-ENDED HEADF                      | PHONE OUTPUT (UNIPOLAR CIRCUIT CONFIG   | URATION) |      | •   |           |
|       | Device Setup   | Load = 16Ω (single-ended), 56pF, Headphone Output on AVdd Supply, Input & Output CM=0.9V DOSR = 128, MCLK=256* f <sub>s</sub> , Channel Gain = 0dB Processing Block = PRB_P1, Power Tune = PTM_P3 |          |      |     |           |
|       | Full scale output voltage (0dB)                      |   |          | 0.5  |     | $V_{RMS}$ |
| SNR   | Signal-to-noise ratio, A-weighted (3) (4)            | All zeros fed to DAC input  | 87       | 100  |     | dB        |
| DR    | Dynamic range, A-weighted (3) (4)                    | -60dB 1 kHz input full-scale signal   |          | 100  |     | dB        |
| THD+N | Total Harmonic Distortion plus Noise                 | -3dB full-scale, 1-kHz input signal   |          | -83  | -70 | dB        |

<sup>(3)</sup> Ratio of output level with 1-kHz full-scale sine wave input, to the output level with the inputs short circuited, measured A-weighted over a 20-Hz to 20-kHz bandwidth using an audio analyzer.

<sup>(4)</sup> All performance measurements done with 20-kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter may result in higher THD+N and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter removes out-of-band noise, which, although not audible, may affect dynamic specification values



## **Electrical Characteristics, Misc.**

At 25°C, AVdd, DVdd, IOVdd, DVdd\_CP, DRVdd\_HP = 1.8V, fs (Audio) = 48kHz, Cref = 1µF on REF PIN, PLL and Charge pump disabled unless otherwise noted.

| PARAMETER                  | TEST CONDITIONS  | MIN TYP                 | MAX | UNIT                 |
|----------------------------|--|-------------------------|-----|----------------------|
| REFERENCE                  |  |                         |     |                      |
| Reference Voltage Settings | CMMode = 0 (0.9V)  | 0.9                     |     | V                    |
| Reference Voltage Settings | CMMode = 1 (0.75V)   | CMMode = 1 (0.75V) 0.75 |     | V                    |
| Reference Noise            | CM=0.9V, A-weighted, 20Hz to 20kHz bandwidth, $C_{\text{ref}} = 1 \mu \text{F}$                    | 1.1                     |     | $\mu V_{\text{RMS}}$ |
| Decoupling Capacitor       |  | 1                       |     | μF                   |
| Bias Current               |  | 120                     |     | μΑ                   |
| Shutdown Current           |  |                         |     |                      |
| Device Setup               | DVdd is provided externally, no clocks supplied, no digital activity, register values are retained |                         |     |                      |
| I(total)                   | Sum of all supply currents, all supplies at 1.8V   | <10                     |     | μΑ                   |

# **Electrical Characteristics, Logic Levels**

At 25°C. AVdd. DVdd. IOVDD - 1.8V

| PARAMETER                   | TEST CONDITIONS                          | MIN         | TYP MAX     | UNIT |  |  |  |  |
|-----------------------------|--|-------------|-------------|------|--|--|--|--|
| LOGIC FAMILY                |  | CMOS        |             |      |  |  |  |  |
| V <sub>IH</sub> Logic Level | I <sub>IH</sub> = 5 μA, IOVDD > 1.6V     | 0.7 × IOVDD |             | V    |  |  |  |  |
|                             | $I_{IH} = 5\mu A, 1.2V \le IOVDD < 1.6V$ | 0.9 × IOVDD |             | V    |  |  |  |  |
|                             | $I_{IH} = 5\mu A$ , IOVDD < 1.2V         | IOVDD       |             | V    |  |  |  |  |
| $V_{IL}$                    | $I_{IL} = 5 \mu A, IOVDD > 1.6V$         | -0.3        | 0.3 × IOVDD | V    |  |  |  |  |
|                             | $I_{IL} = 5\mu A, 1.2V \le IOVDD < 1.6V$ |             | 0.1 × IOVDD | V    |  |  |  |  |
|                             | $I_{IL} = 5\mu A$ , IOVDD < 1.2V         |             | 0           | V    |  |  |  |  |
| V <sub>OH</sub>             | I <sub>OH</sub> = 2 TTL loads            | 0.8 × IOVDD |             | V    |  |  |  |  |
| V <sub>OL</sub>             | I <sub>OL</sub> = 2 TTL loads            |             | 0.1 × IOVDD | V    |  |  |  |  |
| Capacitive Load             |  |             | 10          | pF   |  |  |  |  |

Product Folder Link(s): TLV320AIC3206



## **Interface Timing**

# Typical Timing Characteristics — Audio Data Serial Interface Timing (I<sup>2</sup>S)

All specifications at 25°C, DVdd = 1.8V




Figure 3. I<sup>2</sup>S/LJF/RJF Timing in Master Mode

# Table 2. I<sup>2</sup>S/LJF/RJF Timing in Master Mode (see Figure 3)

|                          | PARAMETER                              | IOVDD=1.8 | /   | IOVDD= | 3.3V | UNITS |
|--------------------------|--|-----------|-----|--------|------|-------|
|                          |  | MIN I     | MAX | MIN    | MAX  |       |
| t <sub>d</sub> (WS)      | WCLK delay                             |           | 30  |        | 20   | ns    |
| t <sub>d</sub> (DO-WS)   | WCLK to DOUT delay (For LJF Mode only) |           | 20  |        | 20   | ns    |
| t <sub>d</sub> (DO-BCLK) | BCLK to DOUT delay                     |           | 22  |        | 20   | ns    |
| t <sub>s</sub> (DI)      | DIN setup                              | 8         |     | 8      |      | ns    |
| t <sub>h</sub> (DI)      | DIN hold                               | 8         |     | 8      |      | ns    |
| t <sub>r</sub>           | Rise time                              |           | 24  |        | 12   | ns    |
| t <sub>f</sub>           | Fall time                              |           | 24  |        | 12   | ns    |






Figure 4. I<sup>2</sup>S/LJF/RJF Timing in Slave Mode

Table 3. I<sup>2</sup>S/LJF/RJF Timing in Slave Mode (see Figure 4)

|                          | PARAMETER                              | IOVDD=1 | .8V | IOVDD= | UNITS |    |
|--------------------------|--|---------|-----|--------|-------|----|
|                          |  | MIN     | MAX | MIN    | MAX   |    |
| t <sub>H</sub> (BCLK)    | BCLK high period                       | 35      |     | 35     |       | ns |
| t <sub>L</sub> (BCLK)    | BCLK low period                        | 35      |     | 35     |       |    |
| t <sub>s</sub> (WS)      | WCLK setup                             | 8       |     | 8      |       |    |
| t <sub>h</sub> (WS)      | WCLK hold                              | 8       |     | 8      |       |    |
| t <sub>d</sub> (DO-WS)   | WCLK to DOUT delay (For LJF mode only) |         | 20  |        | 20    |    |
| t <sub>d</sub> (DO-BCLK) | BCLK to DOUT delay                     |         | 22  |        | 22    |    |
| t <sub>s</sub> (DI)      | DIN setup                              | 8       |     | 8      |       |    |
| t <sub>h</sub> (DI)      | DIN hold                               | 8       |     | 8      |       |    |
| t <sub>r</sub>           | Rise time                              |         | 4   |        | 4     |    |
| t <sub>f</sub>           | Fall time                              |         | 4   |        | 4     |    |



## **Typical DSP Timing Characteristics**

All specifications at 25°C, DVdd = 1.8V




Figure 5. DSP Timing in Master Mode

Table 4. DSP Timing in Master Mode (see Figure 5)

|                          | PARAMETER          | IOVE | IOVDD=1.8V |     |     | UNITS |  |
|--------------------------|--------------------|------|------------|-----|-----|-------|--|
|                          |                    | MIN  | MAX        | MIN | MAX |       |  |
| t <sub>d</sub> (WS)      | WCLK delay         |      | 30         |     | 20  | ns    |  |
| t <sub>d</sub> (DO-BCLK) | BCLK to DOUT delay |      | 22         |     | 20  | ns    |  |
| t <sub>s</sub> (DI)      | DIN setup          | 8    |            | 8   |     | ns    |  |
| t <sub>h</sub> (DI)      | DIN hold           | 8    |            | 8   |     | ns    |  |
| t <sub>r</sub>           | Rise time          |      | 24         |     | 12  | ns    |  |
| t <sub>f</sub>           | Fall time          |      | 24         |     | 12  | ns    |  |




Figure 6. DSP Timing in Slave Mode

Table 5. DSP Timing in Slave Mode (see Figure 6)

|                          | PARAMETER          | IOVDD=1.8V |     |     | IOVDD=3.3V |    |
|--------------------------|--------------------|------------|-----|-----|------------|----|
|                          |                    | MIN        | MAX | MIN | MAX        |    |
| t <sub>H</sub> (BCLK)    | BCLK high period   | 35         |     | 35  |            | ns |
| t <sub>L</sub> (BCLK)    | BCLK low period    | 35         |     | 35  |            | ns |
| t <sub>s</sub> (WS)      | WCLK setup         | 8          |     | 8   |            | ns |
| t <sub>h</sub> (WS)      | WCLK hold          | 8          |     | 8   |            | ns |
| t <sub>d</sub> (DO-BCLK) | BCLK to DOUT delay |            | 22  |     | 22         | ns |
| t <sub>s</sub> (DI)      | DIN setup          | 8          |     | 8   |            | ns |
| t <sub>h</sub> (DI)      | DIN hold           | 8          |     | 8   |            | ns |
| t <sub>r</sub>           | Rise time          |            | 4   |     | 4          | ns |
| t <sub>f</sub>           | Fall time          |            | 4   |     | 4          | ns |



# I<sup>2</sup>C Interface Timing




Figure 7. I<sup>2</sup>C Interface Timing

# Table 6. I<sup>2</sup>C Interface Timing

|                     |  |                | _     |          |      |                      |  |       |     |
|---------------------|--|----------------|-------|----------|------|----------------------|--|-------|-----|
|                     | PARAMETER  | TEST CONDITION | Stand | dard-Mod | de   | Fas                  |  | UNITS |     |
|                     |  |                | MIN   | TYP      | MAX  | MIN TYP MA           |  | MAX   |     |
| f <sub>SCL</sub>    | SCL clock frequency  |                | 0     |          | 100  | 0                    |  | 400   | kHz |
| t <sub>HD;STA</sub> | Hold time (repeated) START condition. After this period, the first clock pulse is generated. |                | 4.0   |          |      | 0.8                  |  |       | μS  |
| $t_{LOW}$           | LOW period of the SCL clock  |                | 4.7   |          |      | 1.3                  |  |       | μS  |
| t <sub>HIGH</sub>   | HIGH period of the SCL clock   |                | 4.0   |          |      | 0.6                  |  |       | μS  |
| t <sub>SU;STA</sub> | Setup time for a repeated START condition  |                | 4.7   |          |      | 0.8                  |  |       | μS  |
| t <sub>HD;DAT</sub> | Data hold time: For I2C bus devices  |                | 0     |          | 3.45 | 0                    |  | 0.9   | μS  |
| t <sub>SU;DAT</sub> | Data set-up time   |                | 250   |          |      | 100                  |  |       | ns  |
| t <sub>r</sub>      | SDA and SCL Rise Time  |                |       |          | 1000 | 20+0.1C <sub>b</sub> |  | 300   | ns  |
| t <sub>f</sub>      | SDA and SCL Fall Time  |                |       |          | 300  | 20+0.1C <sub>b</sub> |  | 300   | ns  |
| t <sub>SU;STO</sub> | Set-up time for STOP condition   |                | 4.0   |          |      | 0.8                  |  |       | μS  |
| t <sub>BUF</sub>    | Bus free time between a STOP and START condition   |                | 4.7   |          |      | 1.3                  |  |       | μS  |
| C <sub>b</sub>      | Capacitive load for each bus line  |                |       |          | 400  |                      |  | 400   | pF  |



#### **SPI Interface Timing**




Figure 8. SPI Interface Timing Diagram

# Timing Requirements (See Figure 8)

At 25°C, DVdd = 1.8V

**Table 7. SPI Interface Timing** 

|                     |                            |                |      | •       |     |          |     |       |
|---------------------|----------------------------|----------------|------|---------|-----|----------|-----|-------|
|                     | PARAMETER                  | TEST CONDITION | IOVE | D=1.8V  | IOV | /DD=3.3V |     | UNITS |
|                     |                            |                | MIN  | TYP MAX | MIN | TYP      | MAX |       |
| t <sub>sck</sub>    | SCLK Period <sup>(1)</sup> |                | 100  |         | 50  |          |     | ns    |
| t <sub>sckh</sub>   | SCLK Pulse width High      |                | 50   |         | 25  |          |     | ns    |
| t <sub>sckl</sub>   | SCLK Pulse width Low       |                | 50   |         | 25  |          |     | ns    |
| t <sub>lead</sub>   | Enable Lead Time           |                | 30   |         | 20  |          |     | ns    |
| t <sub>lag</sub>    | Enable Lag Time            |                | 30   |         | 20  |          |     | ns    |
| t <sub>d</sub>      | Sequential Transfer Delay  |                | 40   |         | 20  |          |     | ns    |
| ta                  | Slave DOUT access time     |                |      | 40      |     |          | 20  | ns    |
| t <sub>dis</sub>    | Slave DOUT disable time    |                |      | 40      |     |          | 20  | ns    |
| t <sub>su</sub>     | DIN data setup time        |                | 15   |         | 10  |          |     | ns    |
| t <sub>hi</sub>     | DIN data hold time         |                | 15   |         | 10  |          |     | ns    |
| t <sub>v;DOUT</sub> | DOUT data valid time       |                |      | 25      |     |          | 18  | ns    |
| t <sub>r</sub>      | SCLK Rise Time             |                |      | 4       |     |          | 4   | ns    |
| t <sub>f</sub>      | SCLK Fall Time             |                |      | 4       |     |          | 4   | ns    |

<sup>(1)</sup> These parameters are based on characterization and are not tested in production.



## **Typical Characteristics**

### **Device Power Consumption**

Device power consumption largely depends on PowerTune configuration. For information on device power consumption, see the *TLV320AIC3206 Application Reference Guide*, literature number SLAA463.

## **Typical Performance**





Figure 9.

# TOTAL HARMONIC DISTORTION UNIPOLAR CONFIGURATION






Figure 11.

# TOTAL HARMONIC DISTORTION GCHP CONFIGURATION




Figure 10.

# TOTAL HARMONIC DISTORTION vs HEADPHONE OUTPUT POWER




Figure 12.



#### **HEADPHONE SNR AND OUTPUT POWER OUTPUT COMMON MODE SETTING** 105 60 100 50 SNR 쁑 95 SNR - Signal-to-Noise Ratio - 30 30 Some Power Delivered 85 80 Output Power 75 10 65 60 0 0.9 1.25 1.5 Output Common Mode Setting 1.65

Figure 13.

#### **FFT**

# SINGLE ENDED LINE INPUT TO ADC FFT @ -1dBr




Figure 14.

# DAC PLAYBACK TO HEADPHONE FFT @ -1dBFS (UNIPOLAR MODE)





Figure 15.



# DAC PLAYBACK TO HEADPHONE FFT @ -1dBFS (GROUND-CENTERED MODE)



#### Figure 16.

# LINE INPUT TO HEADPHONE FFT @ 446mVrms (UNIPOLAR MODE)




Figure 18.

# DAC PLAYBACK TO LINE-OUT FFT @ -1dBFS vs




Figure 17.

## LINE INPUT TO LINE-OUT FFT @ 446mVrms (PGA MODE)




Figure 19.



## **Typical Circuit Configuration**




Figure 20. Typical Circuit Configuration

#### **APPLICATION OVERVIEW**

The TLV320AIC3206 offers a wide range of configuration options. Figure 1 shows the basic functional blocks of the device.

#### **Device Connections**

#### **Digital Pins**

Only a small number of digital pins are dedicated to a single function; whenever possible, the digital pins have a default function, and also can be reprogrammed to cover alternative functions for various applications.

The fixed-function pins are Reset and the <u>SPI\_Select pin</u>, which are HW control pins. Depending on the state of SPI\_Select, the two control-bus pins SCL/SS and SDA/MOSI are configured for either I<sup>2</sup>C or SPI protocol.

Other digital IO pins can be configured for various functions via register control. An overview of available functionality is given in Multifunction Pins.

#### **Analog Pins**

Analog functions can also be configured to a large degree. For minimum power consumption, analog blocks are powered down by default. The blocks can be powered up with fine granularity according to the application needs.

#### **Multifunction Pins**

Table 8 shows the possible allocation of pins for specific functions. The PLL input, for example, can be programmed to be any of 4 pins (MCLK, BCLK, DIN, GPIO).



#### **Table 8. Multifunction Pin Assignments**

|   |                                       | 1                                  | 2                   | 3    | 4           | 5            | 6                       | 7                       | 8                |
|---|---------------------------------------|------------------------------------|---------------------|------|-------------|--------------|-------------------------|-------------------------|------------------|
|   | Pin Function                          | MCLK                               | BCLK                | WCLK | DIN<br>MFP1 | DOUT<br>MFP2 | DMDIN/<br>MFP3/<br>SCLK | DMCLK/<br>MFP4/<br>MISO | GPIO<br>MFP5     |
| Α | PLL Input                             | S <sup>(1)</sup>                   | S <sup>(2)</sup>    |      | Е           |              |                         |                         | S <sup>(3)</sup> |
| В | Codec Clock Input                     | S <sup>(1)</sup> ,D <sup>(4)</sup> | S <sup>(2)</sup>    |      |             |              |                         |                         | S <sup>(3)</sup> |
| С | I <sup>2</sup> S BCLK input           |                                    | S <sup>(2)</sup> ,D |      |             |              |                         |                         |                  |
| D | I <sup>2</sup> S BCLK output          |                                    | E <sup>(5)</sup>    |      |             |              |                         |                         |                  |
| Е | I <sup>2</sup> S WCLK input           |                                    |                     | E, D |             |              |                         |                         |                  |
| F | I <sup>2</sup> S WCLK output          |                                    |                     | Е    |             |              |                         |                         |                  |
| G | I <sup>2</sup> S ADC word clock input |                                    |                     |      |             |              | E                       |                         | E                |
| Н | I <sup>2</sup> S ADC WCLK out         |                                    |                     |      |             |              |                         | Е                       | Е                |
| I | I <sup>2</sup> S DIN                  |                                    |                     |      | E, D        |              |                         |                         |                  |
| J | I <sup>2</sup> S DOUT                 |                                    |                     |      |             | E, D         |                         |                         |                  |
| K | General Purpose Output I              |                                    |                     |      |             | Е            |                         |                         |                  |
| K | General Purpose Output II             |                                    |                     |      |             |              |                         | Е                       |                  |
| K | General Purpose Output III            |                                    |                     |      |             |              |                         |                         | Е                |
| L | General Purpose Input I               |                                    |                     |      | Е           |              |                         |                         |                  |
| L | General Purpose Input II              |                                    |                     |      |             |              | Е                       |                         |                  |
| L | General Purpose Input III             |                                    |                     |      |             |              |                         |                         | Е                |
| М | INT1 output                           |                                    |                     |      |             | Е            |                         | Е                       | Е                |
| N | INT2 output                           |                                    |                     |      |             | Е            |                         | Е                       | Е                |
| Q | Secondary I <sup>2</sup> S BCLK input |                                    |                     |      |             |              | Е                       |                         | Е                |
| R | Secondary I <sup>2</sup> S WCLK in    |                                    |                     |      |             |              | Е                       |                         | Е                |
| S | Secondary I <sup>2</sup> S DIN        |                                    |                     |      |             |              | Е                       |                         | Е                |
| Т | Secondary I <sup>2</sup> S DOUT       |                                    |                     |      |             |              |                         | Е                       |                  |
| U | Secondary I <sup>2</sup> S BCLK OUT   |                                    |                     |      |             | Е            |                         | Е                       | Е                |
| ٧ | Secondary I <sup>2</sup> S WCLK OUT   |                                    |                     |      |             | Е            |                         | Е                       | Е                |
| Х | Aux Clock Output                      |                                    |                     |      |             | Е            |                         | Е                       | Е                |

- S<sup>(1)</sup>: The MCLK pin can be used to drive the PLL and Codec Clock inputs **simultaneously**
- S<sup>(2)</sup>: The BCLK pin can be used to drive the PLL and Codec Clock and audio interface bit clock inputs **simultaneously** S<sup>(3)</sup>: The GPIO/MFP5 pin can be used to drive the PLL and Codec Clock inputs simultaneously
- (4) D: Default Function
- E: The pin is **exclusively** used for this function, no other function can be implemented with the same pin (e.g. if GPIO/MFP5 has been allocated for General Purpose Output, it cannot be used as the INT1 output at the same time)

Product Folder Link(s): TLV320AIC3206



### Analog Audio I/O

The analog I/O path of the TLV320AIC3206 features a large set of options for signal conditioning as well as signal routing:

- 6 analog inputs which can be mixed and/or multiplexed in single-ended and/or differential configuration
- 2 programmable gain amplifiers (PGA) with a range of 0 to +47.5dB
- · 2 mixer amplifiers for analog bypass
- · 2 low power analog bypass channels
- Mute function
- Channel-to-channel phase adjustment
- · Fast charge of ac-coupling capacitors
- Anti thump

#### **Analog Low Power Bypass**

The TLV320AlC3206 offers two analog-bypass modes. In either of the modes, an analog input signal can be routed from an analog input pin to an amplifier driving an analog output pin. Neither the ADC nor the DAC resources are required for such operation; this supports low-power operation during analog-bypass mode.

In analog low-power bypass mode, line-level signals can be routed directly from the analog inputs IN1\_L to the left headphone amplifier (HPL) and IN1\_R to HPR.

## **ADC Bypass Using Mixer Amplifiers**

In addition to the low-power bypass mode, there is a bypass mode that uses the programmable gain amplifiers of the input stage in conjunction with a mixer amplifier. With this mode, microphone-level signals can be amplified and routed to the line or headphone outputs, fully bypassing the ADC and DAC.

To enable this mode, the mixer amplifiers are powered on via software command.

#### **Headphone Output**

The stereo headphone drivers on pins HPL and HPR can drive loads with impedances down to  $16\Omega$  in single-ended DC-coupled headphone configurations. An integral charge pump generates the negative supply required to operate the headphone drivers in dc-coupled mode, where the common mode of the output signal is made equal to the ground of the headphone load using a ground-sense circuit. Operation of headphone drivers in dc-coupled (ground centered mode) eliminates the need for large dc-blocking capacitors.




Figure 21. TLV320AlC3206 Ground-Centered Headphone Output

Alternatively the headphone amplifier can also be operated in a unipolar circuit configuration using DC blocking capacitors.



#### **Line Outputs**

#### Line Out Amplifier Overview

The stereo line level drivers on LOL and LOR pins can drive a wide range of line level resistive impedances in the range of  $600\Omega$  to  $10k\Omega$ . The output common modes of line level drivers can be configured to equal either the analog input common-mode setting, or 1.65V. With output common-mode setting of 1.65V and DRVdd\_HP supply at 3.3V the line-level drivers can drive up to 1Vrms output signal. The line-level drivers can drive out a mixed combination of DAC signal and attenuated ADC PGA signal. Signal mixing is register-programmable.

#### **ADC**

The TLV320AlC3206 includes a stereo audio ADC, which uses a delta-sigma modulator with a programmable oversampling ratio, followed by a digital decimation filter. The ADC supports sampling rates from 8kHz to 192kHz. In order to provide optimal system power management, the stereo recording path can be powered up one channel at a time, to support the case where only mono record capability is required.

The ADC path of the TLV320AlC3206 features a large set of options for signal conditioning as well as signal routing:

- 2 ADCs
- 6 analog inputs which can be mixed and/or multiplexed in single-ended and/or differential configuration
- 2 programmable gain amplifiers (PGA) with a range of 0 to +47.5dB
- 2 mixer amplifiers for analog bypass
- 2 low power analog bypass channels
- Fine gain adjust of digital channels with 0.1 dB step size
- Digital volume control with a range of -12 to +20dB
- Mute function

In addition to the standard set of ADC features the TLV320AIC3206 also offers the following special functions:

- Channel-to-channel phase adjustment
- · Fast charge of ac-coupling capacitors
- Anti thump
- Adaptive filter mode

#### **ADC Processing**

The TLV320AlC3206 ADC channel includes a built-in digital decimation filter to process the oversampled data from the to generate digital data at Nyquist sampling rate with high dynamic range. The decimation filter can be chosen from three different types, depending on the required frequency response, group delay and sampling rate.

#### **ADC Processing Blocks**

The TLV320AlC3206 offers a range of processing blocks which implement various signal processing capabilities along with decimation filtering. These processing blocks give users the choice of how much and what type of signal processing they may use and which decimation filter is applied.

The choice between these processing blocks is part of the PowerTune strategy to balance power conservation and signal-processing flexibility. Less signal-processing capability reduces the power consumed by the device. Table 9 gives an overview of the available processing blocks of the ADC channel and their properties. The Resource Class Column (RC) gives an approximate indication of power consumption.

The signal processing blocks available are:

- First-order IIR
- Scalable number of biguad filters
- Variable-tap FIR filter



The processing blocks are tuned for common cases and can achieve high anti-alias filtering or low-group delay in combination with various signal processing effects such as audio effects and frequency shaping. The available first order IIR, BiQuad and FIR filters have fully user-programmable coefficients. The Resource Class Column (RC) gives an approximate indication of power consumption.

**Table 9. ADC Processing Blocks** 

| Processing<br>Blocks  | Channel | Decimation<br>Filter | 1st Order<br>IIR Available | Number<br>BiQuads | FIR    | Required AOSR Value | Resource<br>Class |
|-----------------------|---------|----------------------|----------------------------|-------------------|--------|---------------------|-------------------|
| PRB_R1 <sup>(1)</sup> | Stereo  | А                    | Yes                        | 0                 | No     | 128,64              | 6                 |
| PRB_R2                | Stereo  | А                    | Yes                        | 5                 | No     | 128,64              | 8                 |
| PRB_R3                | Stereo  | А                    | Yes                        | 0                 | 25-Tap | 128,64              | 8                 |
| PRB_R4                | Right   | А                    | Yes                        | 0                 | No     | 128,64              | 3                 |
| PRB_R5                | Right   | А                    | Yes                        | 5                 | No     | 128,64              | 4                 |
| PRB_R6                | Right   | А                    | Yes                        | 0                 | 25-Tap | 128,64              | 4                 |
| PRB_R7                | Stereo  | В                    | Yes                        | 0                 | No     | 64                  | 3                 |
| PRB_R8                | Stereo  | В                    | Yes                        | 3                 | No     | 64                  | 4                 |
| PRB_R9                | Stereo  | В                    | Yes                        | 0                 | 20-Tap | 64                  | 4                 |
| PRB_R10               | Right   | В                    | Yes                        | 0                 | No     | 64                  | 2                 |
| PRB_R11               | Right   | В                    | Yes                        | 3                 | No     | 64                  | 2                 |
| PRB_R12               | Right   | В                    | Yes                        | 0                 | 20-Tap | 64                  | 2                 |
| PRB_R13               | Stereo  | С                    | Yes                        | 0                 | No     | 32                  | 3                 |
| PRB_R14               | Stereo  | С                    | Yes                        | 5                 | No     | 32                  | 4                 |
| PRB_R15               | Stereo  | С                    | Yes                        | 0                 | 25-Tap | 32                  | 4                 |
| PRB_R16               | Right   | С                    | Yes                        | 0                 | No     | 32                  | 2                 |
| PRB_R17               | Right   | С                    | Yes                        | 5                 | No     | 32                  | 2                 |
| PRB_R18               | Right   | С                    | Yes                        | 0                 | 25-Tap | 32                  | 2                 |

<sup>(1)</sup> Default

For more detailed information see the Application Reference Guide, SLAU306



#### DAC

The TLV320AlC3206 includes a stereo audio DAC supporting data rates from 8kHz to 192kHz. Each channel of the stereo audio DAC consists of a signal-processing engine with fixed processing blocks, a digital interpolation filter, multi-bit digital delta-sigma modulator, and an analog reconstruction filter. The DAC is designed to provide enhanced performance at low sampling rates through increased oversampling and image filtering, thereby keeping quantization noise generated within the delta-sigma modulator and signal images strongly suppressed within the audio band to beyond 20kHz. To handle multiple input rates and optimize power dissipation and performance, the TLV320AlC3206 allows the system designer to program the oversampling rates over a wide range from 1 to 1024. The system designer can choose higher oversampling ratios for lower input data rates and lower oversampling ratios for higher input data rates.

The TLV320AlC3206 DAC channel includes a built-in digital interpolation filter to generate oversampled data for the sigma-delta modulator. The interpolation filter can be chosen from three different types depending on required frequency response, group delay and sampling rate.

The DAC path of the TLV320AIC3206 features many options for signal conditioning and signal routing:

- 2 headphone amplifiers
  - Ground-centered, bipolar operation or unipolar operation
  - Usable in single-ended or differential mode
  - Analog volume setting with a range of -6 to +14 dB
- · 2 line-out amplifiers
  - Usable in single-ended or differential mode
  - Analog volume setting with a range of -6 to +29 dB
- Digital volume control with a range of -63.5 to +24dB
- Mute function
- Dynamic range compression (DRC)

In addition to the standard set of DAC features the TLV320AlC3206 also offers the following special features:

- Built in sine wave generation (beep generator)
- Digital auto mute
- · Adaptive filter mode

### **DAC Processing Blocks — Overview**

The TLV320AIC3206 implements signal processing capabilities and interpolation filtering via processing blocks. These fixed processing blocks give users the choice of how much and what type of signal processing they may use and which interpolation filter is applied.

The choice between these processing blocks is part of the PowerTune strategy balancing power conservation and signal processing flexibility. Less signal processing capability will result in less power consumed by the device. Table 10 gives an overview over all available processing blocks of the DAC channel and their properties. The Resource Class Column (RC) gives an approximate indication of power consumption.

The signal processing blocks available are:

- First-order IIR
- · Scalable number of biquad filters
- 3D Effect
- Beep Generator

The processing blocks are tuned for typical cases and can achieve high image rejection or low group delay in combination with various signal processing effects such as audio effects and frequency shaping. The available first-order IIR and biquad filters have fully user-programmable coefficients. The Resource Class Column (RC) gives an approximate indication of power consumption.



#### Table 10. Overview - DAC Predefined Processing Blocks

| Processing<br>Block No. | Interpolation<br>Filter | Channel | 1st Order<br>IIR Available | Num. of<br>Biquads | DRC | 3D  | Beep<br>Generator | Resource<br>Class |
|-------------------------|-------------------------|---------|----------------------------|--------------------|-----|-----|-------------------|-------------------|
| PRB_P1 <sup>(1)</sup>   | А                       | Stereo  | No                         | 3                  | No  | No  | No                | 8                 |
| PRB_P2                  | А                       | Stereo  | Yes                        | 6                  | Yes | No  | No                | 12                |
| PRB_P3                  | Α                       | Stereo  | Yes                        | 6                  | No  | No  | No                | 10                |
| PRB_P4                  | Α                       | Left    | No                         | 3                  | No  | No  | No                | 4                 |
| PRB_P5                  | Α                       | Left    | Yes                        | 6                  | Yes | No  | No                | 6                 |
| PRB_P6                  | Α                       | Left    | Yes                        | 6                  | No  | No  | No                | 6                 |
| PRB_P7                  | В                       | Stereo  | Yes                        | 0                  | No  | No  | No                | 6                 |
| PRB_P8                  | В                       | Stereo  | No                         | 4                  | Yes | No  | No                | 8                 |
| PRB_P9                  | В                       | Stereo  | No                         | 4                  | No  | No  | No                | 8                 |
| PRB_P10                 | В                       | Stereo  | Yes                        | 6                  | Yes | No  | No                | 10                |
| PRB_P11                 | В                       | Stereo  | Yes                        | 6                  | No  | No  | No                | 8                 |
| PRB_P12                 | В                       | Left    | Yes                        | 0                  | No  | No  | No                | 3                 |
| PRB_P13                 | В                       | Left    | No                         | 4                  | Yes | No  | No                | 4                 |
| PRB_P14                 | В                       | Left    | No                         | 4                  | No  | No  | No                | 4                 |
| PRB_P15                 | В                       | Left    | Yes                        | 6                  | Yes | No  | No                | 6                 |
| PRB_P16                 | В                       | Left    | Yes                        | 6                  | No  | No  | No                | 4                 |
| PRB_P17                 | С                       | Stereo  | Yes                        | 0                  | No  | No  | No                | 3                 |
| PRB_P18                 | С                       | Stereo  | Yes                        | 4                  | Yes | No  | No                | 6                 |
| PRB_P19                 | С                       | Stereo  | Yes                        | 4                  | No  | No  | No                | 4                 |
| PRB_P20                 | С                       | Left    | Yes                        | 0                  | No  | No  | No                | 2                 |
| PRB_P21                 | С                       | Left    | Yes                        | 4                  | Yes | No  | No                | 3                 |
| PRB_P22                 | С                       | Left    | Yes                        | 4                  | No  | No  | No                | 2                 |
| PRB_P23                 | А                       | Stereo  | No                         | 2                  | No  | Yes | No                | 8                 |
| PRB_P24                 | A                       | Stereo  | Yes                        | 5                  | Yes | Yes | No                | 12                |
| PRB_P25                 | Α                       | Stereo  | Yes                        | 5                  | Yes | Yes | Yes               | 12                |

<sup>(1)</sup> Default

For more detailed information see the Application Reference Guide, SLAU306

#### Digital Audio I/O Interface

Audio data is transferred between the host processor and the TLV320AlC3206 via the digital audio data serial interface, or audio bus. The audio bus on this device is very flexible, including left or right-justified data options, support for I<sup>2</sup>S or PCM protocols, programmable data length options, a TDM mode for multichannel operation, very flexible master/slave configurability for each bus clock line, and the ability to communicate with multiple devices within a system directly.

The audio bus of the TLV320AlC3206 can be configured for left or right-justified, I<sup>2</sup>S, DSP, or TDM modes of operation, where communication with standard PCM interfaces is supported within the TDM mode. These modes are all MSB-first, with data width programmable as 16, 20, 24, or 32 bits by configuring Page 0, Register 27, D(5:4). In addition, the word clock and bit clock can be independently configured in either Master or Slave mode, for flexible connectivity to a wide variety of processors. The word clock is used to define the beginning of a frame, and may be programmed as either a pulse or a square-wave signal. The frequency of this clock corresponds to the maximum of the selected ADC and DAC sampling frequencies.

The bit clock is used to clock in and clock out the digital audio data across the serial bus. When in Master mode, this signal can be programmed to generate variable clock pulses by controlling the bit-clock divider in Page 0, Register 30. The number of bit-clock pulses in a frame may need adjustment to accommodate various word-lengths as well as to support the case when multiple TLV320AlC3206s may share the same audio bus.

www.ti.com

The TLV320AlC3206 also includes a feature to offset the position of start of data transfer with respect to the word-clock. This offset can be controlled in terms of number of bit-clocks and can be programmed in Page 0, Register 28.

The TLV320AlC3206 also has the feature of inverting the polarity of the bit-clock used for transferring the audio data as compared to the default clock polarity used. This feature can be used independently of the mode of audio interface chosen. This can be configured via Page 0, Register 29, D(3).

The TLV320AlC3206 further includes programmability (Page 0, Register 27, D0) to place the DOUT line into a hi-Z (3-state) condition during all bit clocks when valid data is not being sent. By combining this capability with the ability to program at what bit clock in a frame the audio data begins, time-division multiplexing (TDM) can be accomplished, enabling the use of multiple codecs on a single audio serial data bus. When the audio serial data bus is powered down while configured in master mode, the pins associated with the interface are put into a hi-Z output condition.

By default when the word-clocks and bit-clocks are generated by the TLV320AlC3206, these clocks are active only when the codec (ADC, DAC or both) are powered up within the device. This is done to save power. However, it also supports a feature when both the word clocks and bit-clocks can be active even when the codec in the device is powered down. This is useful when using the TDM mode with multiple codecs on the same bus, or when word-clock or bit-clocks are used in the system as general-purpose clocks.

#### **Clock Generation and PLL**

The TLV320AlC3206 supports a wide range of options for generating clocks for the ADC and DAC sections as well as interface and other control blocks. The clocks for ADC and DAC require a source reference clock. This clock can be provided on variety of device pins such as MCLK, BCLK or GPI pins. The CODEC\_CLKIN can then be routed through highly-flexible clock dividers to generate the various clocks required for the ADC and DAC sections. In the event that the desired audio clocks cannot be generated from the reference clocks on MCLK, BCLK or GPIO, the TLV320AlC3206 also provides the option of using the on-chip PLL which supports a wide range of fractional multiplication values to generate the required clocks. Starting from CODEC\_CLKIN the TLV320AlC3206 provides several programmable clock dividers to help achieve a variety of sampling rates for ADC, DAC and clocks for the processing block.

To minimize power consumption, the system ideally provides a master clock that is a suitable integer multiple of the desired sampling frequencies. In such cases, internal dividers can be programmed to set up the required internal clock signals at very low power consumption. For cases where such master clocks are not available, the built-in PLL can be used to generate a clock signal that serves as an internal master clock. In fact, this master clock can also be routed to an output pin and may be used elsewhere in the system. The clock system is flexible enough that it even allows the internal clocks to be derived directly from an external clock source, while the PLL is used to generate some other clock that is only used outside the TLV320AlC3206.

For more detailed information see the Application Reference Guide, SLAU306

#### **Control Interfaces**

The TLV320AlC3206 control interface supports SPI or I<sup>2</sup>C communication protocols, with the protocol selectable using the SPI\_SELECT pin. For SPI, SPI\_SELECT should be tied high; for I<sup>2</sup>C, SPI\_SELECT should be tied low. It is not recommended to change the state of SPI\_SELECT during device operation.

#### I<sup>2</sup>C Control

The TLV320AlC3206 supports the  $I^2C$  control protocol, and will respond to the  $I^2C$  address of 0011000.  $I^2C$  is a two-wire, open-drain interface supporting multiple devices and masters on a single bus. Devices on the  $I^2C$  bus only drive the bus lines LOW by connecting them to ground; they never drive the bus lines HIGH. Instead, the bus wires are pulled HIGH by pullup resistors, so the bus wires are HIGH when no device is driving them LOW. This way, two devices cannot conflict; if two devices drive the bus simultaneously, there is no driver contention.



#### **SPI Control**

In the SPI control mode, the TLV320AlC3206 uses the pins SCL/\$\overline{SS}\$ as \$\overline{SS}\$, SCLK as SCLK, MISO as MISO, SDA/MOSI as MOSI; a standard SPI port with clock polarity setting of 0 (typical microprocessor SPI control bit CPOL = 0). The SPI port allows full-duplex, synchronous, serial communication between a host processor (the master) and peripheral devices (slaves). The SPI master (in this case, the host processor) generates the synchronizing clock (driven onto SCLK) and initiates transmissions. The SPI slave devices (such as the TLV320AlC3206) depend on a master to start and synchronize transmissions. A transmission begins when initiated by an SPI master. The byte from the SPI master begins shifting in on the slave MOSI pin under the control of the master serial clock (driven onto SCLK). As the byte shifts in on the MOSI pin, a byte shifts out on the MISO pin to the master shift register.

For more detailed information see the Application Reference Guide, SLAU306

#### **Power Supply**

The device has an integrated charge pump. Using the device in ground-centered headphone configuration, it can be conveniently supplied from a single 1.5V to 1.95V rail. It has separate power domains for digital IO, digital core, analog core, charge-pump input and headphone drive, all of which can be connected together and be supplied from one source. For improved power efficiency, the digital core voltage can range from 1.26V to 1.95V. The IO voltage can be supplied in the range of 1.1V to 3.6V.

For more detailed information see the TLV320AIC3206Application Reference Guide, SLAU306

#### **Device Special Functions**

The following special functions are available to support advanced system requirements:

- · Headset detection
- Interrupt generation
- Flexible pin multiplexing

For more detailed information see the Application Reference Guide, SLAU306

#### **Register Map Summary**

Table 11. Summary of Register Map

| Dec      | imal     | Н        | lex       | DESCRIPTION                                  |
|----------|----------|----------|-----------|--|
| PAGE NO. | REG. NO. | PAGE NO. | REG. NO.  |  |
| 0        | 0        | 0x00     | 0x00      | Page Select Register                         |
| 0        | 1        | 0x00     | 0x01      | Software Reset Register                      |
| 0        | 2        | 0x00     | 0x02      | Reserved Register                            |
| 0        | 3        | 0x00     | 0x03      | Reserved Register                            |
| 0        | 4        | 0x00     | 0x04      | Clock Setting Register 1, Multiplexers       |
| 0        | 5        | 0x00     | 0x05      | Clock Setting Register 2, PLL P&R Values     |
| 0        | 6        | 0x00     | 0x06      | Clock Setting Register 3, PLL J Values       |
| 0        | 7        | 0x00     | 0x07      | Clock Setting Register 4, PLL D Values (MSB) |
| 0        | 8        | 0x00     | 0x08      | Clock Setting Register 5, PLL D Values (LSB) |
| 0        | 9-10     | 0x00     | 0x09-0x0A | Reserved Register                            |
| 0        | 11       | 0x00     | 0x0B      | Clock Setting Register 6, NDAC Values        |
| 0        | 12       | 0x00     | 0x0C      | Clock Setting Register 7, MDAC Values        |
| 0        | 13       | 0x00     | 0x0D      | DAC OSR Setting Register 1, MSB Value        |
| 0        | 14       | 0x00     | 0x0E      | DAC OSR Setting Register 2, LSB Value        |
| 0        | 15       | 0x00     | 0x0F      | Reserved Register                            |
| 0        | 16       | 0x00     | 0x10      | Reserved Register                            |
| 0        | 17       | 0x00     | 0x11      | Reserved Register                            |

Product Folder Link(s): TLV320AIC3206



| Decimal           |       | Hex               |           | DESCRIPTION   |  |  |  |  |
|-------------------|-------|-------------------|-----------|---|--|--|--|--|
| PAGE NO. REG. NO. |       | PAGE NO. REG. NO. |           |   |  |  |  |  |
| 0                 | 18    | 0x00              | 0x12      | Clock Setting Register 8, NADC Values                         |  |  |  |  |
| 0                 | 19    | 0x00              | 0x13      | Clock Setting Register 9, MADC Values                         |  |  |  |  |
| 0                 | 20    | 0x00              | 0x14      | ADC Oversampling (AOSR) Register                              |  |  |  |  |
| 0                 | 21    | 0x00              | 0x15      | Reserved Register   |  |  |  |  |
| 0                 | 22    | 0x00              | 0x16      | Reserved Register   |  |  |  |  |
| 0                 | 23    | 0x00              | 0x17      | Reserved Register   |  |  |  |  |
| 0                 | 24    | 0x00              | 0x18      | Reserved Register   |  |  |  |  |
| 0                 | 25    | 0x00              | 0x19      | Clock Setting Register 10, Multiplexers                       |  |  |  |  |
| 0                 | 26    | 0x00              | 0x1A      | Clock Setting Register 11, CLKOUT M divider value             |  |  |  |  |
| 0                 | 27    | 0x00              | 0x1B      | Audio Interface Setting Register 1                            |  |  |  |  |
| 0                 | 28    | 0x00              | 0x1C      | Audio Interface Setting Register 2, Data offset setting       |  |  |  |  |
| 0                 | 29    | 0x00              | 0x1D      | Audio Interface Setting Register 3                            |  |  |  |  |
| 0                 | 30    | 0x00              | 0x1E      | Clock Setting Register 12, BCLK N Divider                     |  |  |  |  |
| 0                 | 31    | 0x00              | 0x1F      | Audio Interface Setting Register 4, Secondary Audio Interface |  |  |  |  |
| 0                 | 32    | 0x00              | 0x20      | Audio Interface Setting Register 5                            |  |  |  |  |
| 0                 | 33    | 0x00              | 0x21      | Audio Interface Setting Register 6                            |  |  |  |  |
| 0                 | 34    | 0x00              | 0x22      | Digital Interface Misc. Setting Register                      |  |  |  |  |
| 0                 | 35    | 0x00              | 0x23      | Reserved Register   |  |  |  |  |
| 0                 | 36    | 0x00              | 0x24      | ADC Flag Register   |  |  |  |  |
| 0                 | 37    | 0x00              | 0x25      | DAC Flag Register 1   |  |  |  |  |
| 0                 | 38    | 0x00              | 0x26      | DAC Flag Register 2   |  |  |  |  |
| 0                 | 39-41 | 0x00              | 0x27-0x29 | Reserved Register   |  |  |  |  |
| 0                 | 42    | 0x00              | 0x2A      | Sticky Flag Register 1  |  |  |  |  |
| 0                 | 43    | 0x00              | 0x2B      | Interrupt Flag Register 1                                     |  |  |  |  |
| 0                 | 44    | 0x00              | 0x2C      | Sticky Flag Register 2  |  |  |  |  |
| 0                 | 45    | 0x00              | 0x2D      | Sticky Flag Register 3  |  |  |  |  |
| 0                 | 46    | 0x00              | 0x2E      | Interrupt Flag Register 2                                     |  |  |  |  |
| 0                 | 47    | 0x00              | 0x2F      | Interrupt Flag Register 3                                     |  |  |  |  |
| 0                 | 48    | 0x00              | 0x30      | INT1 Interrupt Control Register                               |  |  |  |  |
| 0                 | 49    | 0x00              | 0x31      | INT2 Interrupt Control Register                               |  |  |  |  |
| 0                 | 50-51 | 0x00              | 0x32-0x33 | Reserved Register   |  |  |  |  |
| 0                 | 52    | 0x00              | 0x34      | GPIO/MFP5 Control Register                                    |  |  |  |  |
| 0                 | 53    | 0x00              | 0x35      | DOUT/MFP2 Function Control Register                           |  |  |  |  |
| 0                 | 54    | 0x00              | 0x36      | DIN/MFP1 Function Control Register                            |  |  |  |  |
| 0                 | 55    | 0x00              | 0x37      | MISO/MFP4 Function Control Register                           |  |  |  |  |
| 0                 | 56    | 0x00              | 0x38      | SCLK/MFP3 Function Control Register                           |  |  |  |  |
| 0                 | 57-59 | 0x00              | 0x39-0x3B | Reserved Registers  |  |  |  |  |
| 0                 | 60    | 0x00              | 0x3C      | DAC Signal Processing Block Control Register                  |  |  |  |  |
| 0                 | 61    | 0x00              | 0x3D      | ADC Signal Processing Block Control Register                  |  |  |  |  |
| 0                 | 62    | 0x00              | 0x3E      | Reserved Register   |  |  |  |  |
| 0                 | 63    | 0x00              | 0x3F      | DAC Channel Setup Register 1                                  |  |  |  |  |
| 0                 | 64    | 0x00              | 0x40      | DAC Channel Setup Register 2                                  |  |  |  |  |
| 0                 | 65    | 0x00              | 0x41      | Left DAC Channel Digital Volume Control Register              |  |  |  |  |
| 0                 | 66    | 0x00              | 0x42      | Right DAC Channel Digital Volume Control Register             |  |  |  |  |
| 0                 | 67    | 0x00              | 0x43      | Headset Detection Configuration Register                      |  |  |  |  |
| 0                 | 68    | 0x00              | 0x44      | DRC Control Register 1  |  |  |  |  |



| Decimal           |         | Hex               |           | DESCRIPTION   |  |  |  |  |
|-------------------|---------|-------------------|-----------|---|--|--|--|--|
| PAGE NO. REG. NO. |         | PAGE NO. REG. NO. |           |   |  |  |  |  |
| 0                 | 69      | 0x00              | 0x45      | DRC Control Register 2                              |  |  |  |  |
| 0                 | 70      | 0x00              | 0x46      | DRC Control Register 3                              |  |  |  |  |
| 0                 | 71      | 0x00              | 0x47      | Beep Generator Register 1                           |  |  |  |  |
| 0                 | 72      | 0x00              | 0x48      | Beep Generator Register 2                           |  |  |  |  |
| 0                 | 73      | 0x00              | 0x49      | Beep Generator Register 3                           |  |  |  |  |
| 0                 | 74      | 0x00              | 0x4A      | Beep Generator Register 4                           |  |  |  |  |
| 0                 | 75      | 0x00              | 0x4B      | -   |  |  |  |  |
| 0                 | 76      | 0x00              | 0x4C      | Beep Generator Register 5 Beep Generator Register 6 |  |  |  |  |
|                   |         |                   |           |   |  |  |  |  |
| 0                 | 77      | 0x00              | 0x4D      | Beep Generator Register 7                           |  |  |  |  |
| 0                 | 78      | 0x00              | 0x4E      | Beep Generator Register 8                           |  |  |  |  |
| 0                 | 79      | 0x00              | 0x4F      | Beep Generator Register 9                           |  |  |  |  |
| 0                 | 80      | 0x00              | 0x50      | Reserved Register                                   |  |  |  |  |
| 0                 | 81      | 0x00              | 0x51      | ADC Channel Setup Register                          |  |  |  |  |
| 0                 | 82      | 0x00              | 0x52      | ADC Fine Gain Adjust Register                       |  |  |  |  |
| 0                 | 83      | 0x00              | 0x53      | Left ADC Channel Volume Control Register            |  |  |  |  |
| 0                 | 84      | 0x00              | 0x54      | Right ADC Channel Volume Control Register           |  |  |  |  |
| 0                 | 85      | 0x00              | 0x55      | ADC Phase Adjust Register                           |  |  |  |  |
| 0                 | 86      | 0x00              | 0x56      | Left Channel AGC Control Register 1                 |  |  |  |  |
| 0                 | 87      | 0x00              | 0x57      | Left Channel AGC Control Register 2                 |  |  |  |  |
| 0                 | 88      | 0x00              | 0x58      | Left Channel AGC Control Register 3                 |  |  |  |  |
| 0                 | 89      | 0x00              | 0x59      | Left Channel AGC Control Register 4                 |  |  |  |  |
| 0                 | 90      | 0x00              | 0x5A      | Left Channel AGC Control Register 5                 |  |  |  |  |
| 0                 | 91      | 0x00              | 0x5B      | Left Channel AGC Control Register 6                 |  |  |  |  |
| 0                 | 92      | 0x00              | 0x5C      | Left Channel AGC Control Register 7                 |  |  |  |  |
| 0                 | 93      | 0x00              | 0x5D      | Left Channel AGC Control Register 8                 |  |  |  |  |
| 0                 | 94      | 0x00              | 0x5E      | Right Channel AGC Control Register 1                |  |  |  |  |
| 0                 | 95      | 0x00              | 0x5F      | Right Channel AGC Control Register 2                |  |  |  |  |
| 0                 | 96      | 0x00              | 0x60      | Right Channel AGC Control Register 3                |  |  |  |  |
| 0                 | 97      | 0x00              | 0x61      | Right Channel AGC Control Register 4                |  |  |  |  |
| 0                 | 98      | 0x00              | 0x62      | Right Channel AGC Control Register 5                |  |  |  |  |
| 0                 | 99      | 0x00              | 0x63      | Right Channel AGC Control Register 6                |  |  |  |  |
| 0                 | 100     | 0x00              | 0x64      | Right Channel AGC Control Register 7                |  |  |  |  |
| 0                 | 101     | 0x00              | 0x65      | Right Channel AGC Control Register 8                |  |  |  |  |
| 0                 | 102     | 0x00              | 0x66      | DC Measurement Register 1                           |  |  |  |  |
| 0                 | 103     | 0x00              | 0x67      | DC Measurement Register 2                           |  |  |  |  |
| 0                 | 104     | 0x00              | 0x68      | Left Channel DC Measurement Output Register 1       |  |  |  |  |
| 0                 | 105     | 0x00              | 0x69      | Left Channel DC Measurement Output Register 2       |  |  |  |  |
| 0                 | 106     | 0x00              | 0x6A      | Left Channel DC Measurement Output Register 3       |  |  |  |  |
| 0                 | 107     | 0x00              | 0x6B      | Right Channel DC Measurement Output Register 1      |  |  |  |  |
| 0                 | 108     | 0x00              | 0x6C      | Right Channel DC Measurement Output Register 2      |  |  |  |  |
| 0                 | 109     | 0x00              | 0x6D      | Right Channel DC Measurement Output Register 3      |  |  |  |  |
| 0                 | 110-127 | 0x00              | 0x6E-0x7F | Reserved Register                                   |  |  |  |  |
| 1                 | 0       | 0x01              | 0x00      | Page Select Register                                |  |  |  |  |
| 1                 | 1       | 0x01              | 0x01      | Power Configuration Register 1                      |  |  |  |  |
| 1                 | 2       | 0x01              | 0x02      | Power Configuration Register 2                      |  |  |  |  |
| 1                 | 3       | 0x01              | 0x03      | Playback Configuration Register 1                   |  |  |  |  |
| 1                 | J       | UXUI              | UXUS      | i layback Collingulation Register i                 |  |  |  |  |



| Decimal PAGE NO. REG. NO. |         | Hex PAGE NO. REG. NO. |           | DESCRIPTION   |  |  |  |  |
|---------------------------|---------|-----------------------|-----------|---|--|--|--|--|
|                           |         |                       |           |   |  |  |  |  |
| 1                         | 5-8     | 0x01                  | 0x05-0x08 | Reserved Register   |  |  |  |  |
| 1                         | 9       | 0x01                  | 0x09      | Output Driver Power Control Register                                |  |  |  |  |
| 1                         | 10      | 0x01                  | 0x0A      | Common Mode Control Register  |  |  |  |  |
| 1                         | 11      | 0x01                  | 0x0B      | Over Current Protection Configuration Register                      |  |  |  |  |
| 1                         | 12      | 0x01                  | 0x0C      | HPL Routing Selection Register                                      |  |  |  |  |
| 1                         | 13      | 0x01                  | 0x0D      | HPR Routing Selection Register                                      |  |  |  |  |
| 1                         | 14      | 0x01                  | 0x0E      | LOL Routing Selection Register                                      |  |  |  |  |
| 1                         | 15      | 0x01                  | 0x0F      | LOR Routing Selection Register                                      |  |  |  |  |
| 1                         | 16      | 0x01                  | 0x10      | HPL Driver Gain Setting Register                                    |  |  |  |  |
| 1                         | 17      | 0x01                  | 0x11      | HPR Driver Gain Setting Register                                    |  |  |  |  |
| 1                         | 18      | 0x01                  | 0x12      | LOL Driver Gain Setting Register                                    |  |  |  |  |
| 1                         | 19      | 0x01                  | 0x13      | LOR Driver Gain Setting Register                                    |  |  |  |  |
| 1                         | 20      | 0x01                  | 0x14      | Headphone Driver Startup Control Register                           |  |  |  |  |
| 1                         | 21      | 0x01                  | 0x15      | Reserved Register   |  |  |  |  |
| 1                         | 22      | 0x01                  | 0x16      | IN1L to HPL Volume Control Register                                 |  |  |  |  |
| 1                         | 23      | 0x01                  | 0x17      | IN1R to HPR Volume Control Register                                 |  |  |  |  |
| 1                         | 24      | 0x01                  | 0x18      | Mixer Amplifier Left Volume Control Register                        |  |  |  |  |
| 1                         | 25      | 0x01                  | 0x19      | Mixer Amplifier Right Volume Control Register                       |  |  |  |  |
| 1                         | 26-50   | 0x01                  | 0x1A-0x32 | Reserved Register   |  |  |  |  |
| 1                         | 51      | 0x01                  | 0x33      | MICBIAS Configuration Register                                      |  |  |  |  |
| 1                         | 52      | 0x01                  | 0x34      | Left MICPGA Positive Terminal Input Routing Configuration Register  |  |  |  |  |
| 1                         | 53      | 0x01                  | 0x35      | Reserved Register   |  |  |  |  |
| 1                         | 54      | 0x01                  | 0x36      | Left MICPGA Negative Terminal Input Routing Configuration Register  |  |  |  |  |
| 1                         | 55      | 0x01                  | 0x37      | Right MICPGA Positive Terminal Input Routing Configuration Register |  |  |  |  |
| 1                         | 56      | 0x01                  | 0x38      | Reserved Register   |  |  |  |  |
| 1                         | 57      | 0x01                  | 0x39      | Right MICPGA Negative Terminal Input Routing Configuration Register |  |  |  |  |
| 1                         | 58      | 0x01                  | 0x3A      | Floating Input Configuration Register                               |  |  |  |  |
| 1                         | 59      | 0x01                  | 0x3B      | Left MICPGA Volume Control Register                                 |  |  |  |  |
| 1                         | 60      | 0x01                  | 0x3C      | Right MICPGA Volume Control Register                                |  |  |  |  |
| 1                         | 61      | 0x01                  | 0x3D      | ADC Power Tune Configuration Register                               |  |  |  |  |
| 1                         | 62      | 0x01                  | 0x3E      | ADC Analog Volume Control Flag Register                             |  |  |  |  |
| 1                         | 63      | 0x01                  | 0x3F      | DAC Analog Gain Control Flag Register                               |  |  |  |  |
| 1                         | 64-70   | 0x01                  | 0x40-0x46 | Reserved Register   |  |  |  |  |
| 1                         | 71      | 0x01                  | 0x47      | Analog Input Quick Charging Configuration Register                  |  |  |  |  |
| 1                         | 72-122  | 0x01                  | 0x48-0x7A | Reserved Register   |  |  |  |  |
| 1                         | 123     | 0x01                  | 0x7B      | Reference Power-up Configuration Register                           |  |  |  |  |
| 1                         | 124     | 0x01                  | 0x7C      | Charge Pump Control   |  |  |  |  |
| 1                         | 125     | 0x01                  | 0x7D      | Headphone Driver Configuration                                      |  |  |  |  |
| 1                         | 126-127 | 0x01                  | 0x7E-0x7F | Reserved Register   |  |  |  |  |
| 8                         | 0       | 0x08                  | 0x00      | Page Select Register  |  |  |  |  |
| 8                         | 1       | 0x08                  | 0x01      | ADC Adaptive Filter Configuration Register                          |  |  |  |  |
| 8                         | 2-7     | 0x08                  | 0x02-0x07 | Reserved  |  |  |  |  |
| 8                         | 8-127   | 0x08                  | 0x08-0x7F | ADC Coefficients Buffer-A C(0:29)                                   |  |  |  |  |
| 9-16                      | 0       | 0x09-0x10             | 0x00      | Page Select Register  |  |  |  |  |
| 9-16                      | 1-7     | 0x09-0x10             | 0x01-0x07 | Reserved  |  |  |  |  |



| Decimal  |          | Hex       |           | DESCRIPTION                                |
|----------|----------|-----------|-----------|--|
| PAGE NO. | REG. NO. | PAGE NO.  | REG. NO.  |  |
| 9-16     | 8-127    | 0x09-0x10 | 0x08-0x7F | ADC Coefficients Buffer-A C(30:255)        |
| 26-34    | 0        | 0x1A-0x22 | 0x00      | Page Select Register                       |
| 26-34    | 1-7      | 0x1A-0x22 | 0x01-0x07 | Reserved.                                  |
| 26-34    | 8-127    | 0x1A-0x22 | 0x08-0x7F | ADC Coefficients Buffer-B C(0:255)         |
| 44       | 0        | 0x2C      | 0x00      | Page Select Register                       |
| 44       | 1        | 0x2C      | 0x01      | DAC Adaptive Filter Configuration Register |
| 44       | 2-7      | 0x2C      | 0x02-0x07 | Reserved                                   |
| 44       | 8-127    | 0x2C      | 0x08-0x7F | DAC Coefficients Buffer-A C(0:29)          |
| 45-52    | 0        | 0x2D-0x34 | 0x00      | Page Select Register                       |
| 45-52    | 1-7      | 0x2D-0x34 | 0x01-0x07 | Reserved.                                  |
| 45-52    | 8-127    | 0x2D-0x34 | 0x08-0x7F | DAC Coefficients Buffer-A C(30:255)        |
| 62-70    | 0        | 0x3E-0x46 | 0x00      | Page Select Register                       |
| 62-70    | 1-7      | 0x3E-0x46 | 0x01-0x07 | Reserved.                                  |
| 62-70    | 8-127    | 0x3E-0x46 | 0x08-0x7F | DAC Coefficients Buffer-B C(0:255)         |



# **REVISION HISTORY**

| CI | hanges from Revision initial (December 2010) to Revision A                    | Page |
|----|---|------|
| •  | Changed "mV" to "mVRMS" for Input signal level units                          | 8    |
| •  | Changed Gain Error value from 0.7 to 0.8                                      | 9    |
| •  | Changed Gain Error value from 0.5 to 0.8                                      | 9    |
| •  | Changed Noise, Idle Channel value from 6.9 to 6.7                             | 9    |
| •  | Changed Bias voltage, Micbias Mode 0 value from 1.25 to 1.23                  | 10   |
| •  | Changed Bias voltage, Micbias Mode 0 value from 1.25 to 1.23                  | 10   |
|    | Changed DAC Gain Error value from 0.4 to 0.5                                  |      |
| •  | Changed DAC Gain Error value from 0.1 to 0.5                                  | 12   |
| •  | Changed DAC channel separation condition from -1dB to -3dB                    | 12   |
| •  | Changed 10µF to 1µF in Reference Noise conditions statement                   | 13   |
|    | Deleted min value from Decoupling Capacitor, changed typ value from 10 to 1µF |      |
| •  | Changed WCLK delay min from 14 to 30ns  | 14   |

# PACKAGE MATERIALS INFORMATION

www.ti.com 20-Jan-2011

# TAPE AND REEL INFORMATION





| Α  | 0 | Dimension designed to accommodate the component width     |
|----|---|---|
| В  | 0 | Dimension designed to accommodate the component length    |
|    |   | Dimension designed to accommodate the component thickness |
| ٧  | ٧ | Overall width of the carrier tape                         |
| ГР | 1 | Pitch between successive cavity centers                   |

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

| Device             | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|--------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TLV320AIC3206IRSBR | WQFN            | RSB                | 40 | 3000 | 330.0                    | 12.4                     | 5.3        | 5.3        | 1.5        | 8.0        | 12.0      | Q2               |
| TLV320AIC3206IRSBT | WQFN            | RSB                | 40 | 250  | 180.0                    | 12.4                     | 5.3        | 5.3        | 1.5        | 8.0        | 12.0      | Q2               |


# **PACKAGE MATERIALS INFORMATION**

www.ti.com 20-Jan-2011



#### \*All dimensions are nominal

| Device             | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|--------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TLV320AIC3206IRSBR | WQFN         | RSB             | 40   | 3000 | 346.0       | 346.0      | 29.0        |
| TLV320AIC3206IRSBT | WQFN         | RSB             | 40   | 250  | 190.5       | 212.7      | 31.8        |



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
  - B. This drawing is subject to change without notice.
  - C. QFN (Quad Flatpack No-Lead) Package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



# RSB (S-PWQFN-N40)


PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4207183-2/K 07/11

NOTE: A. All linear dimensions are in millimeters



# RSB (S-PWQFN-N40)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products                    |                        | Applications                     |                                   |
|-----------------------------|------------------------|----------------------------------|-----------------------------------|
| Audio                       | www.ti.com/audio       | Communications and Telecom       | www.ti.com/communications         |
| Amplifiers                  | amplifier.ti.com       | Computers and Peripherals        | www.ti.com/computers              |
| Data Converters             | dataconverter.ti.com   | Consumer Electronics             | www.ti.com/consumer-apps          |
| DLP® Products               | www.dlp.com            | Energy and Lighting              | www.ti.com/energy                 |
| DSP                         | dsp.ti.com             | Industrial                       | www.ti.com/industrial             |
| Clocks and Timers           | www.ti.com/clocks      | Medical                          | www.ti.com/medical                |
| Interface                   | interface.ti.com       | Security                         | www.ti.com/security               |
| Logic                       | logic.ti.com           | Space, Avionics and Defense      | www.ti.com/space-avionics-defense |
| Power Mgmt                  | power.ti.com           | Transportation and<br>Automotive | www.ti.com/automotive             |
| Microcontrollers            | microcontroller.ti.com | Video and Imaging                | www.ti.com/video                  |
| RFID                        | www.ti-rfid.com        | Wireless                         | www.ti.com/wireless-apps          |
| RF/IF and ZigBee® Solutions | www.ti.com/lprf        |                                  |                                   |

**TI E2E Community Home Page** 

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated

e2e.ti.com